What are some tricks by which we can force portions of a function into L1 Instruction cache? - Intel Community

Intel® High Level Design

Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™

What are some tricks by which we can force portions of a function into L1 Instruction cache?

1,117 Views

i.e., what are some strategies by which we can do software data prefetch like operations for instructions?

Thanks.

Link Copied

1 Reply

770 Views

Hi,

I apologize that I did not get the question, can you elaborate more on the question?

Regards.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.