Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
716 Discussions

What are some tricks by which we can force portions of a function into L1 Instruction cache?

MAnch1
Beginner
‎08-02-2019 12:32 PM
1,369 Views

i.e., what are some strategies by which we can do software data prefetch like operations for instructions?

 

Thanks.

0 Kudos

Link Copied

1 Reply
EBERLAZARE_I_Intel
Employee
‎08-13-2019 08:26 AM
1,022 Views

Hi,

 

I apologize that I did not get the question, can you elaborate more on the question?

 

Regards.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.