Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
505 Discussions

What are some tricks by which we can force portions of a function into L1 Instruction cache?

MAnch1
Beginner
519 Views

i.e., what are some strategies by which we can do software data prefetch like operations for instructions?

 

Thanks.

0 Kudos
1 Reply
EBERLAZARE_I_Intel
172 Views

Hi,

 

I apologize that I did not get the question, can you elaborate more on the question?

 

Regards.

Reply