- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am a grad student in EE. I am looking for 8088/8086 core for my project. Project is to design a bus monitor which can interface with either 8088/8086. I searched on opencore.org but could not find. I am looking for one which has all pins exposed - ALE, RD, WR, DEN, Addr/Data etc.
Please can someone point me in the right direction.
Regards,
Sandy
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Project is about designing a bus monitor which will snoop traffic on data and address lines between cpu and memory.
for cpu, we are trying to use 8086 or 8088. so i am trying to see if anyone has code either of these CPU.
If you have any other idea, then please let me know. We are open to snoop any other kind of transactions as well.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
snooping is an accepted technical term in connection with keeping cache up to date in multi-core installations. Turning the clock back 30 years, of course, 8086/8088 didn't support such usage.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Such a vintage processors did not support bus snooping.I am not sure if those cpus's had even on die cache.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The OP obviously mention snooping for what a logic analyser / signal analyser do when plugged on a bus
nothing to do with snoop filters (caches synchonization optimization by minimizing snoop traffic) or stealing other people ideas
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
So this is related to square wave signal analysis?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
iliyapolak wrote:
So this is related to square wave signal analysis?
when I was doing hardware stuff, ages ago, these weren't really squares, more like trapezoids with lot of noise...
anyway the OP is probably using FPGAs with softcore IPs and his/her project is to design (part of) an analyser such as this: https://en.wikipedia.org/wiki/Bus_analyzer
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes of course:)
I should have mentioned the noise components beign present in the signal.Can you recommend good book on signal theory(not heavy on math theory)?
Thank you in advance.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page