Community
cancel
Showing results for 
Search instead for 
Did you mean: 
logicman112
Beginner
84 Views

How interrupt is acknowledged by front side bus?

My question is about Intel Core 2 Duo processor when local APIC is disabled and NMI and INTR pins are connected to an external PIC(programmable interrupt controller). Interrupt comes but how interrupt is acknowledged by CPU on FSB (front side bus)? I mean what signals and pins of the processor will eventually generate an interupt acknowledge cycle (on PCI bus)?
Why data sheet of Core 2 Duo does not explain such a scenario?
0 Kudos
1 Reply
Aubrey_W_
New Contributor I
84 Views

Please see my answer at http://software.intel.com/en-us/forums/showthread.php?t=76508&o=d&s=lr.

Best regards,

==
Aubrey W.
Intel Software Network Support
Reply