Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
1094 Discussions

IA32_TSC_AUX MSR

Montero__Bonita
Beginner
‎12-13-2019 07:08 PM
889 Views

Can anyone here tell me where the IA32_TSC_AUX_MSR of each hw-thread register is set?
Is it set by the operating system?

Thanks in advance.

0 Kudos

Link Copied

1 Reply
McCalpinJohn
Honored Contributor III
‎12-14-2019 02:53 PM
889 Views

Linux has supported this MSR since it was first introduced at least 10 years ago....   I don't know if the code that sets the values is in the same place from generation to generation, but I have not run across incorrect values in the MSR....

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.