Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1135 Discussions

What's the expected behavior for LAM (linear address mask) is segmentation is enabled in 64bit mode?

stanpbk
Beginner
‎10-09-2024 01:13 AM
562 Views
Sorry to bother you guys, but i just cannot think this through: since FS/GS could have a none-zero base, if a 64-bit pointer LinAddr = FS: EffAddr, how do we expect the masking behavior? in certain case, LinAddr[63] could be affected by arithmetic operation of the metadata, which seems weird to me. masking off the metadata before calculation is also improbable，since we cannot know the masking bits before figuring out LinAddr[63] first. Does that means that when LAM enabled, or the segment base address must be zero? (in that case this feature should be just called as effective address masking) other segment(-related) base address like IDTR/LDTR/GDTR may also suffer the same issue.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.