Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1135 Discussions

cache adressed

RBato
Beginner
‎03-24-2017 06:11 PM
732 Views

How can i adressed to cache memory from assembler level ? 

0 Kudos

Link Copied

1 Reply
gaston-hillar
Valued Contributor I
‎04-02-2017 08:17 PM
732 Views

Hi Rafal,

After you read the articles mentioned in the responses for the other thread you created with your question about cache memories, I think you will understand how the different cache levels work.

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.