Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.

Cache L1 , L2 , L3 ?

RBato
Beginner
408 Views
0 Kudos
3 Replies
jimdempseyatthecove
Black Belt
408 Views
gaston-hillar
Black Belt
408 Views

Rafal,

The following article written by Chris Gottbrath a few years ago and published on Dr. Dobb's is very useful to understand processor caches. It was written before Intel launched the first Xeon Phi. However, it is still very useful. The following is the link: http://www.drdobbs.com/parallel/cache-friendly-code-solving-manycores-ne/240012736

 

 

gaston-hillar
Black Belt
408 Views

Rafal,

Another article that you must read and is written by the same person that provided the first answer for your thread: Jim Dempsey (jimdempseytatthecove).

The article has a few years but it is a must read (short but useful article). Superscalar Programming with HyperThreading and Shared Cache Systems

 

Reply