Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
1116 Discussions

Cache L1 , L2 , L3 ?

RBato
Beginner
‎03-07-2017 10:59 AM
1,076 Views

what does L1 ( instruction , data ) , L2 , L3 mean ?

0 Kudos

Link Copied

3 Replies
jimdempseyatthecove
Honored Contributor III
‎03-07-2017 02:05 PM
1,076 Views

https://en.wikipedia.org/wiki/Cache_memory

Jim Dempsey

0 Kudos
Copy link
gaston-hillar
Valued Contributor I
‎04-02-2017 07:49 PM
1,076 Views

Rafal,

The following article written by Chris Gottbrath a few years ago and published on Dr. Dobb's is very useful to understand processor caches. It was written before Intel launched the first Xeon Phi. However, it is still very useful. The following is the link: http://www.drdobbs.com/parallel/cache-friendly-code-solving-manycores-ne/240012736

 

 

0 Kudos
Copy link
gaston-hillar
Valued Contributor I
‎04-02-2017 07:58 PM
1,076 Views

Rafal,

Another article that you must read and is written by the same person that provided the first answer for your thread: Jim Dempsey (jimdempseytatthecove).

The article has a few years but it is a must read (short but useful article). Superscalar Programming with HyperThreading and Shared Cache Systems

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.