Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1135 Discussions

encoding of AVX10.2 VGETEXPPBF16

Beulich__Jan
New Contributor I
‎08-18-2024 11:56 PM
1,152 Views
Solved Jump to solution

VGETEXPP{S,D} are in opcode map 2 (0F38). Correspondingly VGETEXPPH is in opcode map 6. Is it really the case that, as spec version 001 is saying, VGETEXPPBF16 is in map 5, rather than in map 6? After all other insns having a "PH" counterpart share opcode map and major opcode with that, differring in just the (embedded) prefix.

0 Kudos
1 Solution
Beulich__Jan
New Contributor I
‎10-28-2024 05:04 AM
675 Views
Solved Jump to solution

Doc rev 002 addresses this issue, thanks.

View solution in original post

0 Kudos
Copy link

Link Copied

1 Reply
Beulich__Jan
New Contributor I
‎10-28-2024 05:04 AM
676 Views
Solved Jump to solution

Doc rev 002 addresses this issue, thanks.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.