- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Got a couple very closely related questions.
The Intel manual says that the P4 relaxed the memory barrier behavior of locked instructions, so that "load operations that reference weakly ordered memory types (such as the WC memory type)" are allowed to cross the barrier (previously, locked instructions were full barriers). This is ambiguous, because WC is THE most weakly ordered memory type, able to do things no other memory type can. So I was wondering if anybody knew how locked instructions behaved with respect to loads from WB memory (the standard application-level memory type) on the P4?
Also, does anyone know how Core 1/2 CPUs behave in this regard?
The Intel manual says that the P4 relaxed the memory barrier behavior of locked instructions, so that "load operations that reference weakly ordered memory types (such as the WC memory type)" are allowed to cross the barrier (previously, locked instructions were full barriers). This is ambiguous, because WC is THE most weakly ordered memory type, able to do things no other memory type can. So I was wondering if anybody knew how locked instructions behaved with respect to loads from WB memory (the standard application-level memory type) on the P4?
Also, does anyone know how Core 1/2 CPUs behave in this regard?
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page