- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
Wish to know - Can WAR & WAW happen in current Intel Multi-core architecture (MCA) processor having 16-stage pipeline?
~BR
Wish to know - Can WAR & WAW happen in current Intel Multi-core architecture (MCA) processor having 16-stage pipeline?
~BR
Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Quoting - srimks
Hello,
Wish to know - Can WAR & WAW happen in current Intel Multi-core architecture (MCA) processor having 16-stage pipeline?
~BR
Wish to know - Can WAR & WAW happen in current Intel Multi-core architecture (MCA) processor having 16-stage pipeline?
~BR
On current Intel processors, a WAR (write-after-read) hazard cannot happen, because writes are not reordered with older reads. A WAW (write-after-write) issue can happen under certain circumstances, because writes can be reordered with other writes executed with the CLFLUSH instruction, streaming stores,or string operations.
For further details, please refer to theIntel 64 and IA-32 Architectures Software Developers Manual, Volume 3A, Section 7.2.2.
Kind regards
Thomas
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Quoting - Thomas Willhalm (Intel)
On current Intel processors, a WAR (write-after-read) hazard cannot happen, because writes are not reordered with older reads. A WAW (write-after-write) issue can happen under certain circumstances, because writes can be reordered with other writes executed with the CLFLUSH instruction, streaming stores, or string operations.
For further details, please refer to the Intel 64 and IA-32 Architectures Software Developers Manual, Volume 3A, Section 7.2.2.
Kind regards
Thomas
~BR
Mukkaysh Srivastav
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Quoting - Thomas Willhalm (Intel)
On current Intel processors, a WAR (write-after-read) hazard cannot happen, because writes are not reordered with older reads. A WAW (write-after-write) issue can happen under certain circumstances, because writes can be reordered with other writes executed with the CLFLUSH instruction, streaming stores,or string operations.
For further details, please refer to theIntel 64 and IA-32 Architectures Software Developers Manual, Volume 3A, Section 7.2.2.
Kind regards
Thomas
Hello Thomas,
Could you share the links for other Intel latest (March'2009) documents like - Intel Arch. Opt. Manual, Vol1 & Vol2 Inst. Manual, SPG-3B, etc.
I do have older(2007-2008) ones.
~BR
![](/skins/images/D2683F18326913BBA0436CB7114DD569/responsive_peak/images/icon_anonymous_message.png)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page