Support for developing parallel programming applications on Intel® Architecture.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
For parallel architecture with model of the shared memory the size of a cache and its competent use is important. For BLAS3 it is achieved by competent programming. For example, I BLAS3 is much faster BLAS3 from Inek MKL for IA32. For BLAS2 and other settlement methods where effectively to use a cache it is impossible, are important both competent programming (I BLAS2 is much faster BLAS2 from Inek MKL for IA32 and EM64T), and frequency of operative memory. For example, Intel MKL at use BLAS2 manages only one core. (see my page: http://www.thesa-store.com/products)
