atomic accesses

Intel® Moderncode for Parallel Architectures

Support for developing parallel programming applications on Intel® Architecture.

atomic accesses

424 Views

System Programming Guide 3A says:

Section 7.1.1
>> Unaligned 16-, 32-, and 64-bit accesses to cached memory that fit within a cache line

Does this really mean "cached memory" or is the intent here "cacheable memory", as if it is intended to be cached memory then it does not give much to application programmers, does it?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.