Intel® Moderncode for Parallel Architectures
Support for developing parallel programming applications on Intel® Architecture.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1699 Discussions

atomic accesses

_ace_
Beginner
‎12-03-2009 12:01 PM
574 Views
System Programming Guide 3A says:

Section 7.1.1
>> Unaligned 16-, 32-, and 64-bit accesses to cached memory that fit within a cache line

Does this really mean "cached memory" or is the intent here "cacheable memory", as if it is intended to be cached memory then it does not give much to application programmers, does it?



0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.