Intel® Moderncode for Parallel Architectures
Support for developing parallel programming applications on Intel® Architecture.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1699 Discussions

what is the mean of instruction delay latency ?

kewenpan
Beginner
‎04-07-2010 01:20 AM
660 Views

what is the mean of instruciton delay latency?
please give your explantation on the concept.
ALU,load,branch instructions delay the different numbers of cycle,why?
thank you for reading.

0 Kudos

Link Copied

2 Replies
TimP
Honored Contributor III
‎04-07-2010 05:18 AM
660 Views
This doesn't appear topical here. You'd consult the CPU manufacturer's data sheets and references such as http://www.amazon.com/Computer-Architecture-Quantitative-Approach-4th/dp/0123704901
or whatever material was suggested by your instructor.
0 Kudos
Copy link
kewenpan
Beginner
‎04-07-2010 07:40 AM
660 Views

i am sorry .i will submit my question in the right space of this form next.
thank you for your reading and advice.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.