- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
what is the mean of instruciton delay latency?
please give your explantation on the concept.
ALU,load,branch instructions delay the different numbers of cycle,why?
thank you for reading.
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This doesn't appear topical here. You'd consult the CPU manufacturer's data sheets and references such as http://www.amazon.com/Computer-Architecture-Quantitative-Approach-4th/dp/0123704901
or whatever material was suggested by your instructor.
or whatever material was suggested by your instructor.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i am sorry .i will submit my question in the right space of this form next.
thank you for your reading and advice.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page