what is the mean of instruciton delay latency?
please give your explantation on the concept.
ALU,load,branch instructions delay the different numbers of cycle,why?
thank you for reading.
Link Copied
i am sorry .i will submit my question in the right space of this form next.
thank you for your reading and advice.
For more complete information about compiler optimizations, see our Optimization Notice.