Product Support Forums

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
Featured Discussions
DavidO_Intel

Remediate CrowdStrike Falcon® update issue on Windows systems with Intel vPro® technology

by DavidO_Intel 07-19-2024
in Intel vPro® Platform
Step-by-Step Guide: Using Intel vPro® technology and Intel® Endpoint Management Assistant (EMA) to remediate Blue Screen Of Death (BSOD) error from CrowdStrike ...
4 0
skbeh

Agilex® 7 P-Tile Multi-Channel DMA Debug Toolkit isn't working in Quartus® v22.4

by skbeh 05-29-2023
in FPGA Intellectual Property
This is an issue sharing of Agilex P-tile MCDMA PCIe Debug Toolkit :Agilex® 7 P-tile Multi Channel DMA Intel® FPGA IP for PCI Express Debug Toolkit isn't workin...
1 1

Forums

Post a Question
Discussions in Product Support Forums
Post a question
Nakaj

MAX V Exposed pad solder reflow problem

by Nakaj New User in Programmable Devices 11-27-2024
0 1
0
1
Steve-Mowbray-ENL

FPGA passive serial configuration -- detect as PCIe device in Linux after configuration

by Steve-Mowbray-ENL New Contributor I in Programmable Devices 11-27-2024
0 22
0
22
HiOh

VREFB pin in Cyclone V

by HiOh Beginner in Programmable Devices 11-27-2024
0 3
0
3
Nicole04

Agilex 5 HPS UART0

by Nicole04 New Contributor I in Programmable Devices 11-27-2024
0 0
0
0
Nicole04

eMMC version for Agilex 5 FPGA Soc

by Nicole04 New Contributor I in Programmable Devices 11-27-2024
0 1
0
1
Asabacky

Using the latest firmware to update old S2600WFT.

by Asabacky Beginner in Server Products 11-27-2024
0 2
0
2
vika

Agilex 7 E-tile Eye diagram viewer failure

by vika Beginner in Programmable Devices 11-27-2024
0 3
0
3
Ravin11

Using Uboot 2020.04, data read write between HPS to FPGA using LWH2F Bridge access

by Ravin11 Beginner in FPGA, SoC, And CPLD Boards And Kits 11-27-2024
0 0
0
0
Tal_Vardi

Stratix II AS configuration

by Tal_Vardi Beginner in Programmable Devices 11-27-2024
0 0
0
0
Dorroon

Agilex 7 FPGA I-Series Transceiver-Soc Development Kit User_Led Pins assignment

by Dorroon New User in FPGA, SoC, And CPLD Boards And Kits 11-27-2024
0 0
0
0
Mike-PSEG

68 pin FPGA

by Mike-PSEG Beginner in Programmable Devices 11-27-2024
0 4
0
4
DinhLe

local_cal_fail is assert when running DDR3 SDRAM Test by Nios II example on Sockit Rev D board

by DinhLe Beginner in Programmable Devices 11-27-2024
0 7
0
7
kleaviat

change NIC on license

by kleaviat Beginner in Programmable Devices 11-27-2024
0 0
0
0
Thomas_Hannaford

Intel Core 13th and 14th Gen Desktop Instability Root Cause Update

by Employee in Processors 11-27-2024
1 14
1
14
masato1

Cyclone 10 GX: How to implement DDR I/O and BUFGCE equivalent in Quartus?

by masato1 Beginner in FPGA Intellectual Property 11-27-2024
0 0
0
0
Show More

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

View all

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.