Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17255 Discussions

0to16 counter with 2 resets

Altera_Forum
Honored Contributor II
‎01-19-2013 06:55 PM
1,292 Views

Hello 

 

For my project I need 0to16 counter with 2 additional inputs: reset singal sets the counter to 0, other one sets the counter to 8. I simulated my idea in simply application logisim and it worked very nice. However, I can't implement it in Quartus II.  

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=6681  

 

It counts from 0to16, but no reset nor eight signal affect it's work. What's more, version with only one reset signal (no "eight", no OR gates) works. 

According to this data: quartushelp.altera.com/9.1/mergedProjects/hdl/prim/prim_file_jkff.htm the counter should also work. 

 

Help me please find out what is the mistake.
Preview file
208 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-19-2013 08:02 PM
616 Views

Two points: 

- the logic needs AND rather than OR gates to combine the reset signals. 

- asynchrounous set/reset are simple to implement but rather problematic in operation. You have to assure that set/reset takes place with sufficient separation to clock edges.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.