Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15317 Discussions

2 different clock domain for input/output data in SPI master?

josh_bird
Beginner
180 Views

Dear Sir,

I had a SPI_master question needs to be confirmed.

For my system, one sys_clk is 50MHz used for main clock and that SPI_master sck_o sync with sys_clk to output.

Could I apply another clock (latch_clk) that shift -120 with sys_clk (applied from PLL) to latch spi input data?

I would like to increase the setup/hold time and cover the pcb delay.

And, does any advantages/disadvantage for this architecture?

Btw, this spi_master works at CPOL=1 and CPHA=1 mode for now.

Please let my know if any opinion for this.

Thank you very much.

 

Josh

0 Kudos
2 Replies
KhaiChein_Y_Intel
151 Views

Hi,


What is the frequency latch_clk?


Thanks.

Best regards,

KhaiY


KhaiChein_Y_Intel
139 Views

Hi,


We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


Best regards,

KhaiY


Reply