Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

A question about PLL

Altera_Forum
Honored Contributor II
‎06-22-2010 01:24 AM
1,197 Views

when i used a PLL,It's input clock is 50M, So i want to make it output C0 and C1,C0=50M,C1=200M.But when i used modelim or quartus II to simulation,I find i cant get the right answer,and C0 and C1 is LOw('0') all the time. why?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-22-2010 02:55 AM
478 Views

I konw it's a very easy problem,and i've successed before but recently i don't know why. I think there is no reason to appear. please tell me!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.