Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17054 Discussions

Connecting to odd or even or partial parts of a bus

Altera_Forum
Honored Contributor II
1,597 Views

Suppose I have output Q[7..0] of a flipflop A, and output Q[7..0] of a flipflop B, of which I want to connect to the inputs D[15..0] of a flipflop C in such a fashion that: 

 

AQ[0] -> CD[0] 

BQ[0] -> CD[1] 

AQ[1] -> CD[2] 

BQ[1] -> CD[3] 

AQ[2] -> CD[4] 

BQ[3] -> CD[5] 

etc. 

 

How can I do that in a schematic design? 

 

A related question: 

Same setup as above, but now I want to connect AQ[7..0] -> CD[7..0] 

and BQ[7..0] -> CD[15..8], how is this done in a schematic?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
661 Views

Create a .bdf file insert the lpm flip-flops A, B C and D. Right Click on qout select properties to insert the name(s). Right Click on din and select properties to add the source names. Help topic "working with connectors" has more detail.

0 Kudos
Reply