Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Connecting to odd or even or partial parts of a bus

Altera_Forum
Honored Contributor II
‎06-21-2010 07:54 PM
1,737 Views

Suppose I have output Q[7..0] of a flipflop A, and output Q[7..0] of a flipflop B, of which I want to connect to the inputs D[15..0] of a flipflop C in such a fashion that: 

 

AQ[0] -> CD[0] 

BQ[0] -> CD[1] 

AQ[1] -> CD[2] 

BQ[1] -> CD[3] 

AQ[2] -> CD[4] 

BQ[3] -> CD[5] 

etc. 

 

How can I do that in a schematic design? 

 

A related question: 

Same setup as above, but now I want to connect AQ[7..0] -> CD[7..0] 

and BQ[7..0] -> CD[15..8], how is this done in a schematic?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-21-2010 08:09 PM
801 Views

Create a .bdf file insert the lpm flip-flops A, B C and D. Right Click on qout select properties to insert the name(s). Right Click on din and select properties to add the source names. Help topic "working with connectors" has more detail.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.