ADC in FPGA verilog HDL - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

ADC in FPGA verilog HDL

1,344 Views

I want to know the read the digital (1 or 0) from the 2.5-3.5v in veriloge HDL in quarturs II software by 1 pin.

Link Copied

1 Reply

580 Views

Typically the FPGA is a digital device. So as long you assigned the input pin from your module to the FPGA physical pin you should be able to read it.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.