ALTLVDS compile Error Message when using Quartus II 9.0

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

ALTLVDS compile Error Message when using Quartus II 9.0

1,188 Views

ALTLVDS Megafunction User Guide has a design example 4:Stratix III ALTLVDS Receiver with DPA PLL Calibration. I used quartus II 9.0 to compile this design and met such error message:"symbolic name "pll_phasecounterselect" is used but not defined as a group". How can I solve it?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.