- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
hello,
I'm MESSELKA Mohamed Student at University Polytechnic of Valencia, I'm working on my final project and I need a document about ''Ability to quickly integrate IPs in OpenCL'' to insert a Verilog Code in OpenCL, so please I need your help to write my memory and I hope you will contact me as soon as possible, my email: m14m@live.fr. see the attached photo will give a clear idea about my question. thank you in advance. kind regards MESSELKA Mohamed- Balises:
- Intel® High Level Design
Lien copié
2 Réponses
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
As far as I know this is not possible, you'll need to adapt the BSP as well, but, maybe, you can change the generated Verilog to your specifications. I have no idea if this will work but that's what I would try.
Again, as far as I know this is not the correct way of doing things.- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Just read this thread:http://www.alteraforum.com/forum/showthread.php?t=51699
Tricky says about the same.
Répondre
Options du sujet
- S'abonner au fil RSS
- Marquer le sujet comme nouveau
- Marquer le sujet comme lu
- Placer ce Sujet en tête de liste pour l'utilisateur actuel
- Marquer
- S'abonner
- Page imprimable