Altera's CDC tool gives warning for 1-deep two Register Asynchronous FIFO

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Altera's CDC tool gives warning for 1-deep two Register Asynchronous FIFO

1,042 Views

Hi All,

I am using 1-deep two Register FIFO in my design. When I run Altera's CDC tool it gives me warning that "Data bits are not synchronized when transferred between asynchronous clock domain".

Could anyone please suggest me how to remove this warning?

Thanks in advance.

Regards,

Krupesh

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.