Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Array Declaration cases

Altera_Forum
Honored Contributor II
960 Views

Hi All, 

 

Is there a difference in the following declarations: 

 

case1: 

reg [3:0][7:0] abc; 

case2: 

reg [3:0] abc [7:0]; 

case3: 

reg abc [3:0][7:0]; 

 

What's the difference? 

 

Thank you!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
92 Views

Putting dimensions before the variable name is a packed array. packed arrays can only be made of bit types. 

Unpacked arrays have the dimensions after the name. They can be any type. 

 

http://www.asic-world.com/systemverilog/data_types10.html
Altera_Forum
Honored Contributor II
92 Views

Thanks Tricky! 

 

I need to declare a multi-dimension array of enumerated elements...  

 

Could you please take a look in this thread: https://alteraforum.com/forum/showthread.php?t=57903  

 

Thank you again!
Reply