Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Arria V Formal verification problems

Altera_Forum
Honored Contributor II
‎03-12-2015 01:34 PM
1,331 Views

Hi everyone, 

 

 

I want to do a formal verification of a project where i use a Arria V FPGA, and to do this i'm planning to use Encounter Conformal Software, that is a Cadence tool But i'm not having much success. 

 

 

I'm trying to follow these step by step that i found: 

http://quartushelp.altera.com/14.1/mergedprojects/eda/verification/conformal/eda_pro_lec_setup.htm 

 

 

To do this verification, i need to generate 2 files for Encounter Tool: a verilog output file (.vo) and a verilog quartus mapping file (.vqm). I generated the .vo without any problems but when i try to generate the .vqm, i get the following error: "Quartus II does not support the generation of .vqm for this family" 

 

 

Ps: In the link above, Altera says that Arria family is supported for this flow. 

 

 

Did anyone else already have this problem? 

 

 

Thanks,
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-12-2015 02:58 PM
702 Views

I suggest raising a mysupport ticket on the altera website. Sounds like a tool bug or documentation error.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-12-2015 03:04 PM
702 Views

 

--- Quote Start ---  

I suggest raising a mysupport ticket on the altera website. Sounds like a tool bug or documentation error. 

--- Quote End ---  

 

 

I will try this. 

 

Thank you.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.