Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Assembler internal error Aria 10

Altera_Forum
Honored Contributor II
‎10-05-2016 02:35 PM
1,154 Views

Hi, 

 

I experience a crash during assembler stage for my design. Attached is the report generated by Quartus. 

 

As far i can understand there is an issue with some constraints regarding the IOPLL ip that i use. 

For the same design the assembler had worked fine before i included an IOPLL ip (very simple pll : one refclk one output, all else defaults) 

in the constraints i just include 'derive_pll_clocks' and 'derive_clock_uncertainty commands. 

 

 

anybody had similar problem before? i saw some issues with Aria 10 in Quartus but i don't think this is my problem as without the IOPLL i could get a sof file...
Preview file
6 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-05-2016 02:48 PM
461 Views

Thats a tool crash - you'll have to raise a mysupport ticket to find out the cause. 

Have you tried using Q16 instead of 15?
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-05-2016 03:18 PM
461 Views

 

--- Quote Start ---  

Thats a tool crash - you'll have to raise a mysupport ticket to find out the cause. 

Have you tried using Q16 instead of 15? 

--- Quote End ---  

 

 

 

I think i will ask the support , it is just weird because with the similar design and another (more complex) PLL it doesn't crash. I wonder if there is some assembler parameter that has to be set...
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.