Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Avolon-ST Packets generation error?

Altera_Forum
Honored Contributor II
‎12-10-2008 08:08 AM
2,288 Views

Hi  

 

I am using Quartus 8.1. and I have a Nios connected to on-board FIFOs via two pipeline bridges. The FIFOs then connects via a Timing Adaptors to a custom components that simply maps the Avalon-ST signals to external signals.  

 

The FIFOs have MM inputs and ST outputs. 

 

Packet Support are enabled on all the components in the chain. 

 

I get the following warnings: "Module dependency loop envolving:" (it then notes different combinations of my pipeline bridges and FIFOs). 

 

I have generated this SOPC design and the code executes, but I never get any Start of Packet (SOP) and End of Packet (EOP) signals on the output FIFOs. 

 

I opened the design in the RTL viewer and noticed that the generated code connects the SOP and EOP signals on the timing adaptors to GND. (See attached images) The input FIFOs seem to be correct. 

 

Does anyone have any idea how to fix this? Is this a bug in SOPC or am I doing something wrong? 

 

Any help will be appreciated. 

Regards 

Eric
multiple-attachments.zip
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎12-12-2008 07:26 AM
1,308 Views

I guess everyone is on leave or this problem is to difficult for anyone to help with? ;-)

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-07-2009 07:47 AM
1,308 Views

Does anyone have an idea how to work around this problem?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-13-2009 12:24 PM
1,308 Views

I have received some feedback from Altera. 

 

There is a bug in the file at <Install Directory>/ip/altera/sopc_builder_ip/altera_avalon_fifo/em_fifo.pl in line 2823, where “Use_packet” should be “Use_Packet” (P must be capitalized). 

 

This seems to solve the problem.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.