BASE-R Transceivers on Stratix V FPGA

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

BASE-R Transceivers on Stratix V FPGA

996 Views

Hi,

I am trying to use 2 BASE-R transceivers on a Stratix V FPGA to connect to two of it's SFP+ ports so that I can send/receive data between the SFP+ ports and an SPF modules (a basic external loopback for testing). I have the transceivers and reconfiguration controllers instantiated and the SFP+ port pins assigned to the appropriate pins on the Stratix V chip. My question is (being fairly new at all of this), how can I send some actual data, say a test bit, to an SFP module and record it being received at the other SFP+ port? Is there some additional Altera IP I am missing?

Thanks in advance

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.