Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

BRAM in QuartusII

Altera_Forum
Honored Contributor II
‎02-25-2013 05:29 PM
1,429 Views

Hello, 

How can I write a BRAM in Quartus? 

I had been working with ISE and don't know how to define a BRAM in Quartus. 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-25-2013 08:03 PM
397 Views

Check the "Quartus HDL coding guidelines" document. 

If you write VHDL/Verilog that conforms to the templates described in it, Quartus will infer block ram. 

 

If you want to it more manually, check Altera's "Internal Memory User Guide".
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.