BUG ? QSYS version 13.1 quartus

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

BUG ? QSYS version 13.1 quartus

965 Views

I have a problem with QSYS in Quartus II Version 13.1

When i create my design in QSYS and then generate it. And then make my top file, and compile my design it gives my errors:12152. it refers my to:

spipiggy : component LSA_version_2_spiCurrentDac

timersupsolv3pump : component LSA_version_2_timerOutNdlWashPump

uartusb : component LSA_version_2_uartEthernet

The assigments of the componenents generated by qsys are not all correct. It seems it randomly connects components, i cant get this solved it does it every time i generate my qsys design. In SOPC build Version 9.1 i did not had this problem whit the same design.

is this a BUG ?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.