Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Bitstream encryption for Dual compression configuration mode in max 10 FPGA

Roopa
Beginner
‎07-13-2021 03:09 AM
701 Views
Hi,
I'm using Quartus prime 18.1 and max 10 dk FPGA to create bitstream encryption for dual compression configuration mode. I'm able to create .ekp files for both images and verified functionality on max10 FPGA. But I need clarification for generating key file. For two .sof images it is accepting same key but for different key it is throwing error as" The specified design security keys are not consistent among multiple pages" . I want to enter two different keys for two
images how to achieve this? Please suggest me.

Thank you
Rupa
0 Kudos

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎07-13-2021 11:58 PM
690 Views

Hi Rupa,


Apologize that there is no way to do that. For dual configuration, both image file (SOF) has to be using the same key.


You may refer to user guide for more information:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf#page=51


Regards,

Bruce



0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.