Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

[Bug report QII 12.0] Bug during analysis and elaboration - multiple drivers possibl

Altera_Forum
Honored Contributor II
1,480 Views

Hi, it is possible to synthesize VHDL Code where multiple constrant drivers drives the same signal from 2 different processes. In the first process i treat an failuresignal normaly. When i want to drive the same Signal in a secound process in a if-loop the analysis tell me thats not possible. BUT when i want to drive the Signal in the second process in a case-instrucion in the "when others" state, then the analysis does not alert and the project synthesizes what is actually not allowd! Greez Dustin

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
792 Views

How about posting the code here?

0 Kudos
Altera_Forum
Honored Contributor II
792 Views

W/O having had any look into the code I would assume that your's case statement is (as it should) be complete in itself, i.e. all conditions are covered by their own "when xyz =>" statement. Thus the "when others =>" never get's active and is thus removed by the compiler, also removing the not allowed two driver for one signal condition... If this is a correct assumption, remove the "when others" and replace the last when condition by when others (thus the when others condition is a valid one). This modification should bring up the error message of two drivers for one signal :-)

0 Kudos
Reply