- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, it is possible to synthesize VHDL Code where multiple constrant drivers drives the same signal from 2 different processes. In the first process i treat an failuresignal normaly. When i want to drive the same Signal in a secound process in a if-loop the analysis tell me thats not possible. BUT when i want to drive the Signal in the second process in a case-instrucion in the "when others" state, then the analysis does not alert and the project synthesizes what is actually not allowd! Greez Dustin
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
How about posting the code here?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
W/O having had any look into the code I would assume that your's case statement is (as it should) be complete in itself, i.e. all conditions are covered by their own "when xyz =>" statement. Thus the "when others =>" never get's active and is thus removed by the compiler, also removing the not allowed two driver for one signal condition... If this is a correct assumption, remove the "when others" and replace the last when condition by when others (thus the when others condition is a valid one). This modification should bring up the error message of two drivers for one signal :-)

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page