Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Can a multi-channel FIR filter bank with different coefficients on each channel be realized in DSP Builder?

DHaes
Beginner
‎10-02-2018 03:44 PM
1,660 Views

It appears that the only way to do this is by creating a bank of separate Single-Rate FIRs

0 Kudos

Link Copied

1 Reply
Vicky1
Employee
‎10-03-2018 06:15 AM
789 Views

Hi,

Please refer the "Interpolating FIR Filter with Multiple Coefficient Banks" from the link below,

https://www.intel.com/content/altera-www/global/en_us/index/documentation/hco1423077212985/design-examples.html#demo_firi_multibank

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.