Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15544 Discussions

Can't access all the address range of a memory mapped slave

ABrit6
Beginner
296 Views

I have a platform designer system with an Avalon MM Slave Translator, and I can't access the top 3/4 of the address range.

It's a 6 bit address width, accessing words, which platform designer tells me the address range is from 07000000 to 070000FF. probing some signals at test points, anything over 3F doesn't get the read or write bit set, and the address lines don't toggle at all (so if I increment the reads, it'll stay at 3C until it loops back around to 00)

If I set the address to 8 bits, it wants more address range, stomping over my other peripherals.

 

Addressing anything in the lower range works as expected.

 

Any insights or suggestions would be great.

 

Platform Designer 18.1 Build 625

0 Kudos
1 Reply
RichardTanSY_Intel
104 Views

Sorry for the delay in response. Can you help to share your design?

Reply