Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Can't make 'Altera PLL'

cwonb
Beginner
706 Views

I want to make Altera PLL by MegaWizard. But the Finish button is disabled.

Here's the error message:

Error: altera_pll: Could not create a temporary work directory

Error: altera_pll: Please make sure that one of TMP, TEMP or HOME environment variables is set and that the directory is writable

It was run as an administrator, but same situation..

 

I use Quartus II 15.0 and Cyclone V(De1-Soc)

module simple_counter ( CLOCK_50, counter_out ); input CLOCK_50; output reg [31:0] counter_out;   always @ (posedge CLOCK_50) begin counter_out <= #1 counter_out+1; // increase counter end   endmodule

 

제목 없음.png

0 Kudos
1 Reply
Yonxiad
Beginner
264 Views
  • Have you solved it now? I have the same problem

Reply