Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
956 Views

Can't perform simulation of IP file because no simulation model files were detected

I am facing this error "Error: Error: Can't perform simulation of IP file /home/phung/Documents/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v because no simulation model files were detected". However, from the screenshot below, I have included pciegen2x8if128_core.vo IP functional simulation model file as described in https://www.altera.com/en_us/pdfs/literature/hb/qts/qts-qps-5v3.pdf#page=16 

(https://www.altera.com/en_us/pdfs/literature/hb/qts/qts-qps-5v3.pdf#page=16

What else had I missed ? 

 

https://alteraforum.com/forum/attachment.php?attachmentid=14911&stc=1
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
47 Views

Your screenshot is too small to see anything. What exactly are you executing when you see the error?

Altera_Forum
Honored Contributor I
47 Views

It seems like altera forum limits and crops my file size (therefore photo size) to save server disc space. 

 

I have uploaded the screenshot to https://i.imgur.com/mharvjq.png 

 

Just to say that I have included PCIeGen2x8If128_core.vo IP functional simulation model file, yet I am still getting the following error: 

 

 

--- Quote Start ---  

Error: Error: Can't perform simulation of IP file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v because no simulation model files were detected 

Error: Error: You did not generate the simulation model files or you generated the IP file using an older version of Intel FPGA IP which is not supported by RTL NativeLink Simulation 

Error: Error: Regenerate the IP and simulation model files using the latest version of Intel FPGA IP for RTL NativeLink Simulation flow to function correctly 

Error: Error: NativeLink simulation flow was NOT successful 

--- Quote End ---  

Reply