Can't we use Generics in Avalon-MM slave interface template?

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Can't we use Generics in Avalon-MM slave interface template?

1,108 Views

I had my system working. My system is in VHDL, now I am adding Generic declaration in entity declaration. The file can be synthesised. However, when I compile, I get error complaining the size of my signals are not right. I feel that the generic setting is not working, the signals have the length I set before I added generic declaration.

Has anyone experienced this before?

Thanks:)

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.