Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16618 Discussions

Include file

Altera_Forum
Honored Contributor II
‎02-25-2014 08:44 PM
1,145 Views

Hi please, 

How can i initialize a table with a file (.h). 

i use this manner :assign Data = '{`include "Const.h"}. I get these error: 

 

Error (10170): Verilog HDL syntax error at System.v(63) near text ' 

Error (10170): Verilog HDL syntax error at System.v(63) near text "'"; expecting an operand
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-25-2014 08:49 PM
276 Views

Problem solved by change verilog version from Verilog HDL input menu. :-P:-P:-P:-P

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.