Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Can we change the phase shift resolution under the same frequency in PLL

Altera_Forum
Honored Contributor II
‎05-07-2013 11:58 PM
1,128 Views

Hi all, 

When using ALTPLL after enabling the phase shift step resolution in Quartus II for Cyclone III, I found that the resolution seems related to the frequency of PLL output clock and under a fixed frequency, there is only one resolution. In other words, by now I don't find a method to generate two different resolution values under the same output frequency. Can it be achieved? 

 

Best, 

Dennis
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.