Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14944 Discussions

Can you assign 'altera_reserved' JTAG pins to JTAG interface inside user logic?

Daire_C_Intel
Employee
160 Views

I'm working off a max10 dev kit for now but will be soon scaling up for a larger design. All boards seem to have a JTAG dongle interface but you can't assign these pins to your own logic as they are reserved.

 

I've instantiated a 3rd party processor IP core which includes a JTAG interface for debug. I'd like to route this core's JTAG signals to the board's JTAG dongle header, for use with 3rd party debug software, but direct access using the pin planner isn't allowed. Is there a way around this?

 

0 Kudos
2 Replies
sstrell
Honored Contributor II
137 Views
anm
New Contributor I
137 Views

I have been searching for a way to connect a custom JTAG module on the JTAG pins of my Altera board too, but I wasn't able to find one.

Instantiating an Altera Virtual JTAG module and connecting it to your debugger seems like a one way.

 

Also my intuition is that you will probably need to connect only the interface between the Altera Virtual JTAG and your Debugger.

The interfacing of the Altera Virtual JTAG with the JTAG pins of the board must be handled internally when you instantiate the module (at least that's what I can guess, because I don't have access to the JTAG pins of my Altera Board).

 

I hope that helps a bit.

 

Kind regards,

anm

Reply