Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Cannot generating the completed JESD204B Example Design files

Altera_Forum
Honored Contributor II
‎12-07-2017 10:45 PM
1,315 Views

Hi all, 

 

 

I'm new on using Intel JESD204B IP Core and met some problems. 

 

 

Since it's my first time trying to implementing the JESD204B IP-Core, I directly follow the intel fpga jesd204b design example step-by-step. But I couldn't get the desired output files as the user guide instructs. 

**Link of user guide: https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug-dex-a10-jesd204b.pdf 

According to page 4 of user guide, the output file structure should be something like attached pic_1. 

 

 

When I click the "Generate Example Design" button with preset configuration in IP Parameter Editor Pro, multi errors occurred. 

The message said 'Cannot run program "sys-script" (in driver\QII Installed_path\version\ip\a;tera\altera_jesd204b\src\top)'. 

Looks like some parts missing in QuartusII tool chain, but I didn't modify anything after installation. 

An of course, I've tried to re-install QuartusII Prime Pro (30-Days Trial) with version 16.1/17.0/17.1, none of these works normally as user guide described.  

 

Did I miss any step or there's some other patch/tools I need to install? 

Thanks in advance!
multiple-attachments.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.