Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Code Gerneration for DSP

Altera_Forum
Honored Contributor II
1,057 Views

Hi. 

 

I have several operations on signed and unsigned long in my kernel, but only multiplication on signed long appears to use 8 DSP blocks. 

For example, division and modulo on long or unsigned long appear to produce costly logic instead of using DSP blocks. 

 

Is this expected behaviour in aoc version 16.0.X or an indicator for a bug in my code?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
98 Views

I don't think this has anything to do with OpenCL. Chances are that Altera does not at all have IP Cores for long division/modulo operations that use DSPs; in fact, maybe it is not at all possible to use the DSPs for such operations.

Altera_Forum
Honored Contributor II
98 Views

Okay 

Thank you.
Reply