Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17253 Discussions

Conduits - Verilog and Quartus block sch editor

Altera_Forum
Honored Contributor II
2,552 Views

Hello all, 

 

I believe that its possible to group a couple of dis-similar buses, and associated control lines into a single conduit. So rather than having to drag two buses and two control lines around a schematic it may be possible to use a single entity. 

 

I will be must grateful if someone can point me at a verilog and sch example of this if indeed it is possible. 

 

Thanks, 

 

Mark
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,104 Views

In block schematic you can merge buses by separating bus names with commas in the bus name. 

For example, if you have 3 buses busA[3:0], busB[7:0], busC[1:0], drag connection from each of them to a 'backbone' bus going around the schematic. 

Then rename it as : busA[3:0],busB[7:0],busC[1:0] 

 

Similarly in Verilog oyu can use the {busA[3:0],busB[7:0],busC[1:0]} syntax to create a single bus
0 Kudos
Altera_Forum
Honored Contributor II
1,104 Views

just what I needed, many thanks.

0 Kudos
Reply