Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Constraining an SD host

VinceP
Novice
140 Views

Hi all,

I have implemented my own SD host (that is an SD card controller) in VHDL and now I'm struggling to find the right constraining strategy.

The SD bus is made up by:

  • SD_CLK: the clock, which is generated by the host
  • SD_CMD: bidirectional command/response line (launched on the falling edge, latched on the rising edge of the clock)
  • SD_DAT[3:0]: bidirectional data lines (launched on the falling edge, latched on the rising edge of the clock)

The main issue of the SD bus is that the SD clock has variable frequency: it is 100-400 kHz during the initialization phase, it is 25 MHz in normal mode. For this reason, I avoided using a PLL and instead generated the clock by mean of a counter, starting from my internal 50 MHz clock. This way, all the internal signals are launched and latched by the 50 MHz clock, by using a launch enable and a latch enable signal, which are generated by the same process that generates the SD clock.

Now, my difficulty is to find the right way to describe the scenario using the SDC constraints, because internally signals are relative to the main 50 MHz clock, while externally they should refer to the SD clock. I know that multicycle should have a primary role, but I just can't find the right way to do it. Any ideas?

Thanks,

Vince.

0 Kudos
1 Reply
SyafieqS_Intel
Moderator
90 Views

Hi Vicenzo,


Any updates?


Reply