Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17257 Discussions

Controlling Data Skew without Clock

Altera_Forum
Honored Contributor II
1,982 Views

I'm designing a simple switch matrix in which no clock is involved. That is, 8 inputs are directly connected to 8 outputs without going through any registers. 

 

How can I constrain the timing such that the skew among the 8 outputs are less than say 0.5 ns? Another way of putting it is to make sure the tpd of each path are within 0.5 ns tolerance of each other. 

 

I tried setting set_max_delay, set_min_delay, or set_max_skew. None of these worked.
0 Kudos
0 Replies
Reply