Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15319 Discussions

Controlling skew between clocks

VMots
Beginner
246 Views

Hello!

Is any way to control skew between two clocks in Quartus Prime Standard 18.1.1 for Stratix V?

Thank you for any suggestion

0 Kudos
4 Replies
skyjuice
Employee
235 Views

Can you give more context? Is this a common clock transfer? If yes, make sure you use global clock network and the skew will be minimal

VMots
Beginner
221 Views

Hello!

Tank you for you answer, 

This is two clocks from one pll one precisely 2x faster than other, no phase shift for both, originally one was on global clock network second on dual regional clock network, and it produce according to timequest 400-500 ps skew between this two clock (depending on different logic lock settings).

Also I try to set this two clock to dual regional clock but result not changed 

Thank you for help again

skyjuice
Employee
210 Views

Thanks for the info. As expected, these are cross-clock transfers causing the huge clock skew.

I suspect that the clock buffer for one of those clock networks must be located far away. You can see this through the timing report in Timing Analyzer (compare between Clock Arrival and Clock Required) and then locate them in Chip Planner for visualization.

Can you try putting them into the clock networks whose the buffers are close to each other?

SyafieqS
Moderator
186 Views

Hi Viktar,


Any updates?


Reply